1.0 Features

- Complete programmable control via I²C™-bus
- Selectable CMOS or PECL compatible outputs
- External feedback loop capability allows genlocking
- Tunable VCXO loop for jitter attenuation


2.0 Description

The FS6131-01 is a monolithic CMOS clock generator/regenerator IC designed to minimize cost and component count in a variety of electronic systems. Via the I²C-bus interface, the FS6131-01 can be adapted to many clock generation requirements.

The ability to tune the on-board voltage-controlled crystal oscillator (VCXO), the length of the reference and feed-back dividers, their granularity, and the flexibility of the post divider make the FS6131-01 the most flexible stand-alone phase-locked loop (PLL) clock generator available.

3.0 Applications

- Frequency synthesis
- · Line-locked and genlock applications
- Clock multiplication
- · Telecom jitter attenuation








Table 1: Pin Descriptions

Key: AI = Analog Input; AO = Analog Output; DI = Digital Input; $DI^U = Input with Internal Pull-Up$; $DI_D = Input with Internal Pull-Down$; DIO = Digital Input/Output; DI-3 = Three-Level Digital Input, DO = Digital Output; P = Power/Ground; P = Pow

Pin	Туре	Name	Description			
1	DI	SCL	Serial interface clock (requires an external pull-up)			
2	DIO	SDA	Serial interface data input/output (requires an external pull-up)			
3	DI	ADDR	Address select bit (see Section 5.2.1)			
4	P	VSS	Ground			
5	Al	XIN	VCXO feedback			
6	AO	XOUT	VCXO drive			
7	Al	XTUNE	VCXO tune			
8	P	VDD	Power supply (+5V)			
9	DIO	LOCK/IPRG	Lock indicator / PECL current drive programming			
10	Al	EXTLF	External loop filter			
11	P	VSS	Ground			
12	DI	REF	Reference frequency input			
13	DI	FBK	Feedback input			
14	P	VDD	Power supply (+5V)			
15	DO	CLKP	Differential clock output (+)			
16	DO	CLKN	Differential clock output (-)			



4.0 Functional Block Description

4.1 Main Loop PLL

The main loop phase locked loop (ML-PLL) is a standard phase- and frequency- locked loop architecture. As shown in Figure 2, the ML-PLL consists of a reference divider, a phase-frequency detector (PFD), a charge pump, an internal loop filter, a voltage-controlled oscillator (VCO), a feedback divider, and a post divider.

During operation, the reference frequency (free), generated by either the on-board crystal oscillator or an external frequency source, is first reduced by the reference divider. The integer value that the frequency is divided by is called the modulus, and is denoted as N_R for the reference divider. The divided reference is then fed into the PFD.

The PFD controls the frequency of the VCO (fvco) through the charge pump and loop filter. The VCO provides a high-speed, low noise, continuously variable frequency clock source for the ML-PLL. The output of the VCO is fed back to the PFD through the feedback divider (the modulus is denoted by N_F) to close the loop.

The PFD will drive the VCO up or down in frequency until the divided reference frequency and the divided VCO frequency appearing at the inputs of the PFD are equal. The input/output relationship between the reference frequency and the VCO frequency is

$$\frac{f_{VCO}}{N_F} = \frac{f_{REF}}{N_R}$$

If the VCO frequency is used as the PLL output frequency (fclk) then the basic PLL equation can be rewritten as

$$f_{CLK} = f_{REF} \left(\frac{N_F}{N_R} \right)$$


4.1.1 Reference Divider

The reference divider is designed for low phase jitter. The divider accepts either the output of either the crystal loop (the VCXO output) or an external reference frequency, and provides a divided-down frequency to the PFD. The reference divider is a 12-bit divider, and can be programmed for any modulus from 1 to 4095. See both Table 3 and Table 8 for additional programming information.

4.1.2 Feedback Divider

The feedback divider is based on a dual-modulus pre-scaler technique. The technique allows the same granularity as a fully programmable feedback divider, while still allowing the programmable portion to operate at low speed. A high-speed pre-divider (also called a prescaler) is placed between the VCO and the programmable feedback divider because of the high speeds at which the VCO can operate. The dual-modulus technique insures reliable operation at any speed that the VCO can achieve and reduces the overall power consumption of the divider.

For example, a fixed divide-by-eight could be used in the feedback divider. Unfortunately, a divide-by-eight would limit the effective modulus of the feedback divider path to multiples of eight. The limitation would restrict the ability of the PLL to achieve a desired inputfrequency-to-output frequency ratio without making both the reference and feedback divider values comparatively large. Large divider moduli are generally undesirable due to increased phase jitter.





To understand the operation, refer to Figure 3. The M-counter (with a modulus of M) is cascaded with the dual-modulus pre-scaler. If the prescaler modulus were fixed at N, the overall modulus of the feedback divider chain would be MXN. However, the A-counter causes the pre-scaler modulus to be altered to N+1 for the first A outputs of the pre-scaler. The A-counter then causes the dual-modulus prescaler to revert to a modulus of N until the M-counter reaches its terminal state and resets the entire divider. The overall modulus can be expressed as

$$A(N+1) + N(M-A)$$

where $M \ge A$, which simplifies to

$$M \times N + A$$

4.1.3 Feedback Divider Programming

The requirement that $M \ge A$ means that the feedback divider can only be programmed for certain values below a divider modulus of 56. The selection of divider values is listed in Table 2.

If the desired feedback divider is less than 56, find the divider value in the table. Follow the column up to find the A-counter program value. Follow the row to the left to find the M-counter value.


Above a modulus of 56, the feedback divider can be programmed to any value up to 16383. See both Table 3 and Table 8 for additional programming information.

Table 2: Feedback Modulus Below 56

M-Counter: FBKDIV[13:3]		A-counter: FBKDIV[2:0]							
	000	001	010	011	100	101	110	111	
0000000001	8	9	-	-	-	-	-	-	
0000000010	16	17	18	-	-	-	-	-	
0000000011	24	25	26	27	-	-	-	-	
0000000100	32	33	34	35	36	-	-	-	
0000000101	40	41	42	43	44	45	-	-	
0000000110	48	49	50	51	52	53	54	-	
0000000111	56	57	58	59	60	61	62	63	
				Feedback Div	vider Modulus				

4.1.4 Post Divider

The post divider consists of three individually programmable dividers, as shown in Figure 4.



The moduli of the individual dividers are denoted as N_{P1}, N_{P2}, and N_{P3}, and together they make up the array modulus N_{Px}.

$$N_{Px} = N_{P1} \times N_{P2} \times N_{P3}$$



The post divider performs several useful functions. First, it allows the VCO to be operated in a narrower range of speeds compared to the variety of output clock speeds that the device is required to generate. Second, it changes the basic PLL equation to


$$f_{CLK} = f_{REF} \left(\frac{N_F}{N_R} \right) \left(\frac{1}{N_{Px}} \right)$$

The extra integer in the denominator permits more flexibility in the programming of the loop for many applications where frequencies must be achieved exactly.


Note that a nominal 50/50 duty factor is preserved for selections which have an odd modulus.

4.2 Phase Adjust and Sampling

In line-locked or genlocked applications, it is necessary to know the exact phase relation of the output clock relative to the input clock. Since the VCO is included within the feedback loop in a simple PLL structure, the VCO output is exactly phase aligned with the input clock. Every cycle of the input clock equals N_F/N_F cycles of the VCO clock.



The addition of a post divider, while adding flexibility, makes the phase relation between the input and output clock unknown because the post divider is outside the feedback loop.



4.2.1 Clock Gobbler (Phase Adjust)


The clock gobbler circuit takes advantage of the unknown relationship between input and output clocks to permit the adjustment of the CLKP/CLKN output clock phase relative to the REF input. The clock gobbler circuit removes a VCO clock pulse before the pulse clocks the post divider. In this way, the phase of the output clock can be slipped until the output phase is aligned with the input clock phase.

To adjust the phase relationship, switch the feedback divider source to the post divider input via the FBKDSRC bit, and toggle the GBL register bit. The clock gobbler output clock is delayed by one VCO clock period for each transition of the GBL bit from zero to one.



4.2.2 Phase Alignment

To maintain a fixed phase relation between input and output clocks, the post divider must be placed inside the feedback loop. The source for the feedback divider is obtained from the output of the post divider via the FBKDSRC switch. In addition, the feedback divider must be dividing at a multiple of the post divider.



4.2.3 Phase Sampling and Initial Alignment

However, the ability to adjust the phase is useless without knowing the initial relation between output and input phase. To aid in the initial synchronization of the output phase to input phase, a phase align "flag" makes a transition (zero to one or one to zero) when the output clock phase becomes aligned with the feedback source phase. The feedback source clock is, by definition, locked to the input clock phase.

First, the FS6131 is used to sample the output clock with the feedback source clock and set/clear the phase align flag when the two clocks match to within a feedback source clock period. Then, the clock gobbler is used to delay the output phase relative to the input phase one VCO clock at a time until a transition on the flag occurs. When a transition occurs, the output and input clocks are phase aligned.

To enter this mode, set STAT[1] to one and clear STAT[0] to zero. If the CMOS bit is set to one, the LOCK/IPRG pin can display the flag. The flag is always available under software control by reading back the STAT[1] bit, which will be overwritten by the flag in this mode.

4.2.4 Feedback Divider Monitoring

The feedback divider clock can be brought out the LOCK/IPRG pin independent of the output clock to allow monitoring of the feedback divider clock. To enter this mode, set both the STAT[1] and STAT[0] bits to one. The CMOS bit must also be set to one to enable the LOCK/IPRG pin as an output.



4.3 Loop Gain Analysis

For applications where an external loop filter is required, the following analysis example can be used to determine loop gain and stability.

The loop gain of a PLL is the product of all of the gains within the loop.

Set the charge pump current:	$I_{\it chgpump} = 10 \mu A$
Set the loop filter values:	$R_{LF} = 15k\Omega$ $C_1 = 0.015 \mu F$ $C_2 = 220 pF$
Set the VCO gain (VCOSPD):	$A_{V\!CO}=230MHz/V$
Set the feedback divider:	$N_F = 3500$
Set the reference frequency (at the input to the phase detector):	1 ppp — 200114

The transfer function of the phase detector and charge pump combination is (in A/rad):

$$K_{PD} = \frac{I_{chgpump}}{2\pi}$$

The transfer function of the loop filter is (in V/A):

$$K_{LF}(s) = \frac{1}{sC_2 + \left(\frac{1}{R_{LF} + \left(\frac{1}{sC_1}\right)}\right)}$$

The VCO transfer function (in rad/s, and accounting for the phase integration that occurs in the VCO) is:

$$K_{VCO}(s) = 2\pi A_{VCO} \frac{1}{s}$$

The transfer function of the feedback divider is:

$$K_F = \frac{1}{N_F}$$


Finally, the sampling effect that occurs in the phase detector is accounted for by:

$$K_{SAMP}(s) = \left(\frac{1 - e^{-\left(\frac{s}{f_{REF}}\right)}}{s}\right) f_{REF}$$

The loop gain of the PLL is:


$$K_{LOOP}(s) = K_{PD}K_{LF}(s)K_{VCO}(s)K_FK_{SAMP}(s)$$






The loop phase angle is:

$$\Theta_i = \arg \left[K_{LOOP} (j2\pi f_i) \right]$$



A Nyquist plot of gain vs. amplitude is shown below.



4.4 Voltage-Controlled Crystal Oscillator

The VCXO provides a tunable, low-jitter frequency reference for the rest of the FS6131 system components. Loading capacitance for the crystal is internal to the device. No external components (other than the resonator itself) are required for operation of the VCXO.

The resonator loading capacitance is adjustable under register control. This feature permits factory coarse tuning of inexpensive resonators to the necessary precision for digital video applications. Continuous fine-tuning of the VCXO frequency is accomplished by varying the voltage on the XTUNE pin. The total change (from one extreme to the other) in effective loading capacitance is 1.5pF nominal, and the effect is shown in Figure 11. The oscillator operates the crystal resonator in the parallel-resonant mode. Crystal warping, or the "pulling" of the crystal oscillation frequency, is accomplished by altering the effective load capacitance presented to the crystal by the oscillator circuit. The actual amount that changing the load capacitance alters the oscillator frequency will be dependent on the characteristics of the crystal as well as the oscillator circuit itself.

The motional capacitance of the crystal (usually referred to by crystal manufacturers as C_1), the static capacitance of the crystal (C_0) and the load capacitance (C_1) of the oscillator determine the warping capability of the crystal in the oscillator circuit. A simple formula to determine the total warping capability of a crystal is

$$\Delta f(ppm) = \frac{C_1 \times (C_{L2} - C_{L1}) \times 10^6}{2 \times (C_0 + C_{L2}) \times (C_0 + C_{L1})}$$

where C_{L1} and C_{L2} are the two extremes of the applied load capacitance obtained from Table 11.

Example: A crystal with the following parameters is used with the FS6131. The total coarse tuning range is:

$$C_1=0.02pF$$
, $C_0=5.0pF$, $C_{L1}=10.0pF$, $C_{L2}=22.66pF$

$$\Delta f = \frac{0.02 \times (22.66 - 10) \times 10^6}{2 \times (5 + 22.66) \times (5 + 10)} = 305 \, ppm$$



4.4.1 VCXO Tuning

The VCXO may be coarse tuned by a programmable adjustment of the crystal load capacitance via the XCT[3:0] control bits. See Table 11 for the control code and the associated loading capacitance.

The actual amount of frequency warping caused by the tuning capacitance will depend on the crystal used. The VCXO tuning capacitance includes an external 6pF load capacitance (12pF from the XIN pin to ground and 12pF from the XOUT pin to ground). The fine tuning capability of the VCXO can be enabled by setting the XLVTEN bit to a one, or disabled by setting it to a zero.

Figure 11 shows the typical effect of the coarse and fine tuning mechanisms. The total coarse tune range is about 350ppm. The difference in VCXO frequency in parts per million (ppm) is shown as the fine tuning voltage on the XTUNE pin varies from 0V to 5V. Note that as the crystal load capacitance is increased the VCXO frequency is pulled somewhat less with each coarse step, and the fine tuning range decreases. The fine tuning range always overlaps a few coarse tuning ranges, eliminating the possibility of holes in the VCXO response. The different crystal warping characteristics may change the scaling on the Y-axis, but not the overall characteristic of the curves.




Figure 11: VCXO Coarse and Fine Tuning

4.5 Crystal Loop

The crystal loop is designed to attenuate the jitter on a highly jittered, low-Q, low frequency reference. The crystal loop can also maintain a constant frequency output into the main loop if the low frequency reference is intermittent.

The crystal loop consists of a voltage-controllable crystal oscillator (VCXO), a divider, a PFD, and a charge pump that tunes the VCXO to a frequency reference. The frequency reference is phase-locked to the divided frequency of an external, high-Q, jitter-free crystal, thereby locking the VCXO to the reference frequency. The VCXO can continue to run off the crystal even if the frequency reference becomes intermittent.

4.5.1 Locking to an External Frequency Source

When the crystal loop is synchronized to an external frequency source, the FS6131 can monitor the crystal loop and detect if the loop unlocks from the external source. The crystal loop tries to drive to zero frequency if the external source is dropped, and sets a lock status error flag.

The crystal loop can also detect if the VCXO has dropped out of the fine tune range, requiring a change to the coarse tune. The lock status also latches the direction the loop went out of range (high or low) when the loop became unlocked.



4.5.1.1 Crystal Loop Lock Status Flag

To enable this mode, clear the STAT[1] and STAT[0] bits to zero. If the CMOS bit is set to one, the LOCK/IPRG pin will be low if the crystal loop becomes unlocked. The flag is always available under software control by reading back the STAT[1] bit, which is overwritten with the status flag (low = unlocked) in this mode (see Table 6).

4.5.1.2 Out-Of-Range High/Low

The direction the loop has gone out-of-range can be determined by clearing STAT[1] to zero and setting STAT[0] bit to one. If the CMOS bit is set to one, the LOCK/IPRG pin will go high if the crystal loop went out of range high. If the pin goes to a logic-low, the loop went out of range low.

The out-of-range information is also available under software control by reading back the STAT[1] bit, which is overwritten by the flag (high = outof-range high, low = out-of-range low) in this mode. The bit is set or cleared only if the crystal loop loses lock (see Table 6).

4.5.1.3 Crystal Loop Disable

The crystal loop is disabled by setting the XLPDEN bit to a logic-high (1). The bit disables the charge pump circuit in the loop.

Setting the XLPDEN bit low (0) permits the crystal loop to operate as a control loop.

4.6 Connecting the FS6131 to an External Reference Frequency

If a crystal oscillator is not used, tie XIN to ground and shut down the crystal oscillator by setting XLROM[2:0]=1.

The REF and FBK pins do not have pull-up or pull-down current, but do have a small amount of hysteresis to reduce the possibility of extra edges. Signals may be AC-coupled into these inputs with an external DC-bias circuit to generate a DC-bias of 2.5V. Any reference or feedback signal should be square for best results, and the signals should be rail-to-rail. Unused inputs should be grounded to avoid unwanted signal injection.

4.7 Differential Output Stage

The differential output stage supports both CMOS and pseudo-ECL (PECL) signals. The desired output interface is chosen via the program registers (see Table 4).

If a PECL interface is used, the transmission line is usually terminated using a Thévenin termination. The output stage can only sink current in the PECL mode, and the amount of sink current is set by a programming resistor on the LOCK/IPRG pin. The ratio of IPRG current to output drive current is shown in Figure 12. Source current is provided by the pull-up resistor that is part of the Thévenin termination.




Figure 12: IPRG to CLKP/CLKN Current



5.0 I²C-bus Control Interface



This device is a read/write slave device meeting all Philips I₂C-bus specifications except a "general call." The bus has to be controlled by a master device that generates the serial clock SCL, controls bus access and generates the START and STOP conditions while the device works as a slave. Both master and slave can operate as a transmitter or receiver, but the master device determines which mode is activated. A device that sends data onto the bus is defined as the transmitter, and

a device receiving data as the receiver. I₂C-bus logic levels noted herein are based on a percentage of the power supply (V_{DD}). A logic-one corresponds to a nominal voltage of V_{DD}, while a logic-zero corresponds to ground (V_{SS}).

5.1 Bus Conditions

Data transfer on the bus can only be initiated when the bus is not busy. During the data transfer, the data line (SDA) must remain stable whenever the clock line (SCL) is high. Changes in the data line while the clock line is high will be interpreted by the device as a START or STOP condition. The following bus conditions are defined by the l₂C-bus protocol.

5.1.1 Not Busy

Both the data (SDA) and clock (SCL) lines remain high to indicate the bus is not busy.

5.1.2 START Data Transfer

A high to low transition of the SDA line while the SCL in-put is high indicates a START condition. All commands to the device must be preceded by a START condition.

5.1.3 STOP Data Transfer

A low to high transition of the SDA line while SCL is held high indicates a STOP condition. All commands to the device must be followed by a STOP condition.

5.1.4 Data Valid

The state of the SDA line represents valid data if the SDA line is stable for the duration of the high period of the SCL line after a START condition occurs. The data on the SDA line must be changed only during the low period of the SCL signal. There is one clock pulse per data bit.

Each data transfer is initiated by a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions is determined by the master device, and can continue indefinitely. However, data that is overwritten to the device after the first eight bytes will overflow into the first register, then the second, and so on, in a first-in, first-overwritten fashion.

5.1.5 Acknowledge

When addressed, the receiving device is required to generate an acknowledge after each byte is received. The master device must generate an extra clock pulse to coincide with the acknowledge bit. The acknowledging device must pull the SDA line low during the high period of the master acknowledge clock pulse. Setup and hold times must be taken into account.

The master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been read (clocked) out of the slave. In this case, the slave must leave the SDA line high to enable the master to generate a STOP condition.



5.2 I²C-bus Operation

All programmable registers can be accessed randomly or sequentially via this bi-directional two wire digital interface. The crystal oscillator does not have to run for communication to occur.

The device accepts the following I₂C-bus commands.

5.2.1 Slave Address

After generating a START condition, the bus master broadcasts a seven-bit slave address followed by a R/W bit. The address of the device is:

A6	A5	A4	А3	A2	A1	A0
1	0	1	1	X	0	0

where X is controlled by the logic level at the ADDR pin. The variable ADDR bit allows two different FS6131 devices to exist on the same bus. Note that every device on an I_2 C-bus must have a unique address to avoid bus conflicts. The default address sets A2 to 0 via the pull-down on the ADDR pin.

5.2.2 Random Register Write Procedure

Random write operations allow the master to directly write to any register. To initiate a write procedure, the R/W bit that is transmitted after the seven-bit device address is a logic-low. This indicates to the addressed slave device that a register address will follow after the slave device acknowledges its device address. The register address is written into the slave's address pointer. Following an acknowledge by the slave, the master is allowed to write eight bits of data into the addressed register. A final acknowledge is returned by the device, and the master generates a STOP condition.

If either a STOP or a repeated START condition occurs during a register write, the data that has been transferred is ignored.

5.2.3 Random Register Read Procedure

Random read operations allow the master to directly read from any register. To perform a read procedure, the R/W bit that is transmitted after the seven-bit address is a logic-low, as in the register write procedure. This indicates to the addressed slave device that a register address will follow after the slave device acknowledges its device address. The register address is then written into the slave's address pointer.

Following an acknowledge by the slave, the master generates a repeated START condition. The repeated START terminates the write procedure, but not until after the slave's address pointer is set. The slave address is then resent, with the R/W bit set this time to a logic-high, indicating to the slave that data will be read. The slave will acknowledge the device address, and then transmits the eight-bit word. The master does not acknowledge the transfer but does generate a STOP condition.

5.2.4 Sequential Register Write Procedure

Sequential write operations allow the master to write to each register in order. The register pointer is automatically incremented after each write. This procedure is more efficient than the random register write if several registers must be written.

To initiate a write procedure, the R/W bit that is transmitted after the seven-bit device address is a logic-low. This indicates to the addressed slave device that a register address will follow after the slave device acknowledges its device address. The register address is written into the slave's address pointer. Following an acknowledge by the slave, the master is allowed to write up to eight bytes of data into the addressed register before the register address pointer overflows back to the beginning address. An acknowledge by the device between each byte of data must occur before the next data byte is sent.

Registers are updated every time the device sends an acknowledge to the host. The register update does not wait for the STOP condition to occur. Registers are therefore updated at different times during a sequential register write.




5.2.5 Sequential Register Read Procedure

Sequential read operations allow the master to read from each register in order. The register pointer is automatically incremented by one after each read. This procedure is more efficient than the random register read if several registers must be read.

To perform a read procedure, the R/W bit that is transmitted after the seven-bit address is a logic-low, as in the register write procedure. This indicates to the addressed slave device that a register address will follow after the slave device acknowledges its device address. The register address is then written into the slave's address pointer.

Following an acknowledge by the slave, the master generates a repeated START condition. The repeated START terminates the write procedure, but not until after the slave's address pointer is set. The slave address is then resent, with the R/W bit set this time to a logic-high, indicating to the slave that data will be read. The slave will acknowledge the device address, and then transmits all eight bytes of data starting with the initial addressed register. The register address pointer will overflow if the initial register address is larger than zero. After the last byte of data, the master does not acknowledge the transfer but does generate a STOP condition.





6.0 Programming Information

All register bits are cleared to zero on power-up. All register bits may be read back as written except STAT[1] (Bit 63).

Table 3: Register Map

Address	ster Map Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Addiess	STAT[1]		XLVTEN	CMOS					
	(Bit 63)	STAT[0] (Bit 62)	(Bit 61)	(Bit 60)	XCT[3] (Bit 59)	XCT[2] (Bit 58)	XCT[1] (Bit 57)	XCT[0] (Bit 56)	
	00 = Crystal Lo	00 = Crystal Loop - Lock Status		0 = PECL					
Byte 7	01 = Crystal Loc	op – Out of Range	Inactive	U = PECL		VCXO Coa			
	10 = Main Loop – Phase Status		1 = Fine Tune	1 = CMOS, Lock		See Ta	ble 11		
	11 = Feedbac	k Divider Output	Active	Status					
	XLPDEN (Bit 55)	XLSWAP (Bit 54)	XLCP[1] (Bit 53)	XLCP[0] (Bit 52)	XLROM[2] (Bit 51)	XLROM[1] (Bit 50)	XLROM[0] (Bit 49)	GBL (Bit 48)	
Byte 6	0 = Crystal Loop Operates	0 = Use with External VCXO		1.5μA = 5μA		Crystal Loop Control		0 = No Clock Phase Adjust	
	1 = Crystal Loop Powered Down	1 = Use with Internal VCXO		- 8μΑ 24μΑ		See Table 10		1 = Clock Phase Delay	
	OUTMUX[1] (Bit 47)	OUTMUX[0] (Bit 46)	OSCTYPE (Bit 45)	VCOSPD (Bit 44)	LFTC (Bit 43)	EXTLF (Bit 42)	MLCP[1] (Bit 41)	MLCP[0] (Bit 40)	
	00 = VC	O Output	0 = Low Phase	0 = High Speed	0 = Short Time	0 = Internal Loop	00 =	1.5μΑ	
Byte 5	01 = Reference	01 = Reference Divider Output		Range	Constant	Filter	01 =	01 = 5μA	
	10 = Phase Detector Input		1 = FS6031	1 = Low Speed	1 = Long Time	1 = External Loop	10 = 8μA		
	11 = VCXO Output		Oscillator	Range	Constant	Filter	11 = 24μA		
Duto 4	FBKDSRC[1] (Bit 39)	FBKDSRC[0] (Bit 38)	FBKDIV[13] (Bit 37)	FBKDIV[12] (Bit 36)	FBKDIV[11] (Bit 35)	FBKDIV[10] (Bit 34)	FBKDIV[9] (Bit 33)	FBKDIV[8] (Bit 32)	
	00 = Post Divider Output		8192	4096	2048	1024	512	256	
Byte 4	01 = F	-BK Pin	6192	4090	2046	1024	512	250	
	10 = Post Divider Input		M Counter						
	11 = F	BK Pin			187 00				
Buto 2	FBKDIV[7] (Bit 31)	FBKDIV[6] (Bit 30)	FBKDIV[5] (Bit 29)	FBKDIV[4] (Bit 28)	FBKDIV[3] (Bit 27)	FBKDIV[2] (Bit 26)	FBKDIV[1] (Bit 25)	FBKDIV[0] (Bit 24)	
Byte 3	128	64	32	16	8	4	2	1	
			M Counter			A Counter – See Table 2			
			POST3[1] (Bit 21)	POST3[1] (Bit 20)	POST2[1] (Bit 19)	POST2[0] (Bit 18)	POST1[1] (Bit 17)	POST1[0] (Bit 16)	
Duta 0	Danamied (0)		00 = Div	vide by 1	00 = Divide by 1		00 = Di	00 = Divide by 1	
Byte 2	Reserved (0)	Reserved (0)	01 = Div	vide by 3	01 = Div	01 = Divide by 3		01 = Divide by 2	
			10 = Div	vide by 5	10 = Div	ide by 5	10 = Di	10 = Divide by 4	
			11 = Div	vide by 4	11 = Divide by 4		11 = Divide by 8		
	PDFBK (Bit 15)	PDREF (Bit 14)	SHUT (Bit 13)	REFDSRC (Bit 12)	REFDIV[11] (Bit 11)	REFDIV[10] (Bit 10)	REFDIV[9] (Bit 9)	REFDIV[8] (Bit 8)	
Byte 1	0 = Feedback Divider	0 = Reference Divider	0 = Main Loop Operates	0 = VCXO	2048	1024	512	256	
	1 = FBK Pin	1 = REF Pin	1 = Main Loop Powered Down	1 = Ref Pin		-			
Byte 0	REFDIV[7] (Bit 7)	REFDIV[6] (Bit 6)	REFDIV[5] (Bit 5)	REFDIV[4] (Bit 4)	REFDIV[3] (Bit 3)	REFDIV[2] (Bit 2)	REFDIV[1] (Bit 1)	REFDIV[0] (Bit 0)	
	128	64	32	16	8	4	2	1	



Table 4: Device Configuration Bits

	lable 4: Device Configuration Bits					
Name	Description					
REFDSRC	REFerence Divide	r SouRCe				
(Bit 12)	Bit = 0	Crystal Oscillator (VCXO)				
(DIL 12)	Bit = 1	REF pin				
SHUT	main loop SHUT o	lown select				
(Bit 13)	Bit = 0	Disabled (main loop operates)				
(Dit 10)	Bit = 1	Enabled (main loop shuts down)				
PDREF	Phase Detector R	EFerence source				
(Bit 14)	Bit = 0	Reference Divider				
(Dit 14)	Bit = 1	REF pin				
PDFBK	Phase Detector Fe	eedBacK source				
(Bit 15)	Bit = 0	Feedback Divider				
(Dit 10)	Bit = 1	FBK pin				
	FeedBacK Divider	SouRCe				
	Bit 39 = 0	Post Divider Output				
	Bit 38 = 0	Fost Divider Output				
FBKDSRC[1:0]	Bit 39 = 0	FBK pin				
(Bits 39-38)	Bit 38 = 1	ТВКрії				
,	Bit 39 = 1	VCO Output (Post Divider Input)				
	Bit 38 = 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1				
	Bit 39 = 1 Bit 38 = 1	FBK pin				
	EXTernal Loop Filter select					
EXTLF	Bit = 0	Internal Loop Filter				
(Bit 42)	Bit = 0	EXTLF pin				
	OSCillator TYPe	- I				
OSCTYPE	Bit = 0	Low Phase Jitter Oscillator				
(Bit 45)	Bit = 0	FS6031 Compatible Oscillator				
	OUTput MUltipleXer select					
	Bit 47 = 0	GI SCIECT				
	Bit 46 = 0	Main Loop PLL (VCO Output)				
	Bit 47 = 0					
OUTMUX[1:0]	Bit 46 = 1	Reference Divider Output				
(Bits 47-46)	Bit 47 = 1	51 5				
	Bit 46 = 0	Phase Detector Input				
	Bit 47 = 1	VCXO Output				
	Bit 46 = 1	VCAO Output				
GBL	clock GobBLer co	ontrol				
(Bit 48)	Bit = 0	No Clock Phase Adjust				
(511 10)	Bit = 1	Clock Phase Delay				
	CLKP/CLKN outpo					
CMOS	Bit = 0	PECL Output				
(Bit 60)	51 0	(positive-ECL output drive)				
, ,	Bit = 1	CMOS Output /				
	'	Lock Status Indicator				



Table 5: LOCK/IPRG Pin Configuration Bits

Name	Description			
	Crystal Loop Lock STATus Mode / Main Loop Phase Align STATus mode (see also Table 6)			
	Bit 63 = 0	Crystal Loop Lock status:		
STAT[1:0]	Bit 62 = 0	Locked or Unlocked		
(Bits 63-62)	Bit 63 = 0	Crystal Loop Lock status:		
(2.13 33 32)	Bit 62 = 1	Out of Range High or Low		
	Bit 63 = 1	Main Lean Dhaga Alian status		
	Bit 62 = 0	Main Loop Phase Align status		
	Bit 63 = 1	Foodback Divider output		
	Bit 62 = 1	Feedback Divider output		

Table 6: Lock Status

смоѕ	STAT [1]	STAT [0]	LOCK / IPRG PIN	STAT[1] Read	Status
1	0	0	1	1	Locked
1	0	0	0	0	Unlocked
1 0	0	1	0	0	Out-of-Range: Low
			1	1	Out-of-Range: High

Table 7: Main Loop Tuning Bits

Name	Description	
	VCO SPeeD range se	lect (see Table 16)
VCOSPD (Bit 44)	Bit = 0	High Speed Range
(=,	Bit = 1	Low Speed Range
	Main Loop Charge Pu	Imp current
	Bit 41 = 0 Bit 40 = 0	Current = 1.5μA
MLCP[1:0] (Bits 41-40)	Bit 41 = 0 Bit 40 = 1	Current = 5μA
(2.6 1. 16)	Bit 41 = 1 Bit 40 = 0	Current = 8μA
	Bit 41 = 1 Bit 40 = 1	Current = 24μA
	Loop Filter Time Con	stant (internal)
LFTC (Bit 43)	Bit = 0	Short Time Constant: 13.5µs
(=)	Bit = 1	Long Time Constant: 135μs



Table 8: Divider Control Rits

Table 8: Divider Control Bits Name	Description					
REFDIV[11:0] (Bits 11-0)	REFerence DIVider (N _R)					
EDI/DIV/140 01	FeedBacK DIVider (N _F)					
FBKDIV[13:0] (Bits 37-24)	FBKDIV[2:0]	A-Counter Value				
,	FBKDIV[13:3]	M-Counter Value				
	POST Divider #1 (N _{P1})					
	Bit 17 = 0 Bit 16 = 0	Divide by 1				
POST1[1:0] (Bits 17-16)	Bit 17 = 0 Bit 16 = 1	Divide by 2				
-/	Bit 17 = 1 Bit 16 = 0	Divide by 4				
	Bit 17 = 1 Bit 16 = 1	Divide by 8				
	POST Divider #2 (N _{P2})					
	Bit 19 = 0 Bit 18 = 0	Divide by 1				
POST2[1:0] (Bits 19-18)	Bit 19 = 0 Bit 18 = 1	Divide by 3				
	Bit 19 = 1 Bit 18 = 0	Divide by 5				
	Bit 19 = 1 Bit 18 = 1	Divide by 4				
	POST Divider #3 (N _{P3})					
	Bit 21 = 0 Bit 20 = 0	Divide by 1				
POST3[1:0] (Bits 21-20)	Bit 21 = 0 Bit 20 = 1	Divide by 3				
-/	Bit 21 = 1 Bit 20 = 0	Divide by 5				
	Bit 21 = 1 Bit 20 = 1	Divide by 4				
Reserved (0) (Bits 23-22)	Set these reserved bits to 0					



Table 9: Crystal Loop Tuning Bits

Name	Description				
	Crystal Loop Charge Pump current				
	Bit 53 = 0 Bit 52 = 0	Current = 1.5μA			
XLCP[1:0] (Bits 53-52)	Bit 53 = 0 Bit 52 = 1	Current = 5μA			
,	Bit 53 = 1 Bit 52 = 0	Current = 8μA			
	Bit 53 = 1 Bit 52 = 1	Current = 24μA			
XLROM[2:0] (Bits 51-49)		Crystal Loop Divider ROM select and Crystal Oscillator Power-Down (see Error! Reference source not found.)			
	Crystal Loop Voltage fine Tune ENable				
XLVTEN (Bit 61)	Bit = 0	Disabled (fine tune is inactive)			
(2.001)	Bit = 1	Enabled (fine tune is active)			
	Crystal Loop SWAP polarity				
XLSWAP	Bit = 0	Use with an external VCXO that increases in frequency in response to an increasing voltage at the XTUNE pin.			
(Bit 54)	Bit = 1	Use with a VCXO that <i>increases</i> in frequency in response to a <i>decreasing</i> voltage at the XTUNE pin. Use this setting for Internal VCXO			
	Crystal Loop Power [Down Enable			
XLPDEN	Bit = 0	Disabled (crystal loop operates)			
(Bit 55)	Bit = 1	Enabled (crystal loop is powered down)			
XCT[3:0] (Bits 59-56)	Crystal Coarse Tune (see Table 11)				

Table 10: Crystal Loop Control ROM

XLROM [2]	XLROM [1]	XLROM [0]	VCXO Divider	Crystal Frequency (MHz)		
0	0	0	1	-		
0	0	1	3072	24.576		
0	1	0	3156	25.248		
0	1	1	2430	19.44		
1	0	0	2500	20.00		
1	0	1	4000	32.00		
1	1	0	3375	27.00		
1	1	1	Crystal oscillator power-down			

6.1 VCXO Coarse Tune

The VCXO may be coarse tuned by a programmable adjustment of the crystal load capacitance via XCT[3:0]. The actual amount of frequency warping caused by the tuning capacitance will depend on the crystal used. The VCXO tuning capacitance includes an external 6pF load capacitance (12pF from the XIN pin to ground and 12pF from the XOUT pin to ground). The fine tuning capability of the VCXO can be enabled by setting the XLVTEN bit to a logic-one, or disabled by setting the bit to a logic-zero.



Table 11: VCXO Coarse Running Capacitance

XCT[3]	XCT[2]	XCT[1]	XCT[0]	VCXO Tuning Capacitance (pf)
XC1[3]	ACI[2]	ΧΟΙ[Ι]	XC1[0]	VOXO Turning Capacitance (pr)
0	0	0	0	10.00
0	0	0	1	10.84
0	0	1	0	11.69
0	0	1	1	12.53
0	1	0	0	13.38
0	1	0	1	14.22
0	1	1	0	15.06
0	1	1	1	15.91
1	0	0	0	16.75
1	0	0	1	17.59
1	0	1	0	18.43
1	0	1	1	19.28
1	1	0	0	20.13
1	1	0	1	20.97
1	1	1	0	21.81
1	1	1	1	22.66

7.0 Electrical Specifications

Table 12: Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units
Supply Voltage, dc (V _{SS} = ground)	V _{DD}	V _{SS} -0.5	7	V
Input Voltage, dc	Vı	V _{SS} -0.5	V _{DD} +0.5	V
Output Voltage, dc	Vo	V _{SS} -0.5	V _{DD} +0.5	V
Input Clamp Current, dc (V _I < 0 or V _I > V _{DD})	I _{IK}	-50	50	mA
Output Clamp Current, dc $(V_1 < 0 \text{ or } V_1 > V_{DD})$	I _{OK}	-50	50	mA
Storage Temperature Range (non-condensing)	Ts	-65	150	°C
Ambient Temperature Range, Under Bias	T _A	-55	125	°C
Junction Temperature	TJ		150	°C
Lead Temperature (soldering, 10s)			260	°C
Input Static Discharge Voltage Protection (MIL-STD 883E, Method 3015.7)			2	kV

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These conditions represent a stress rating only, and functional operation of the device at these or any other conditions above the operational limits noted in this specification is not implied. Exposure to maximum rating conditions for extended conditions may affect device performance, functionality, and reliability.



CAUTION: ELECTROSTATIC SENSITIVE DEVICE

Permanent damage resulting in a loss of functionality or performance may occur if this device is subjected to a high-energy electrostatic discharge.



Table 13: Operating Conditions

Parameter	Symbol	Conditions/Descriptions	Min.	Тур.	Max.	Units
Supply Voltage	V_{DD}	5V ± 10%	4.5	5	5.5	V
Ambient Operating Temperature Range	T _A		0		70	°C
Crystal Resonator Frequency	f _{XIN}		19.44	27	28	MHz
Crystal Resonator Load Capacitance	C _{XL}	Parallel resonant, AT cut		18		pF
Crystal Resonator Motional Capacitance	C _{XM}	Parallel resonant, AT cut		25		fF
Serial Data Transfer Rate		Standard mode	10	100	400	kb/s
PECL Mode Programming Current (LOCK/IPRG Pin High-Level Input Current)	I _{IH}	PECL Mode			15	mA
Output Driver Load Capacitance	CL				15	pF

Table 14: DC Electrical Specifications

Table 14: DC Electrical Specifications						
Parameter	Symbol	Conditions/Description	Min.	Тур.	Max.	Units
Overall						
Supply Current, Dynamic, (with Loaded Outputs)	I _{DD}	$f_{CLK} = 66MHz$; CMOS Mode, $V_{DD} = 5.5V$		100		mA
Supply Current, Static	I _{DDL}	SHUT = 1, XLROM[2:0] = 7, XLPDEN = 1 V _{DD} = 5.5V		12		mA
Serial Communication I/O (SDA, SCL)						
High-Level Input Voltage	V _{IH}	Outputs off	3.5		V _{DD} +0.3	V
Low-Level Input Voltage	V _{IL}	Outputs off	V _{SS} -0.3		1.5	V
Hysteresis Voltage *	V _{hys}	Outputs off		2		V
Input Leakage Current	I ₁		-1		1	μΑ
Low-Level Output Sink Current (SDA)	I _{OL}	V _{OL} = 0.4V	20	32		mA
Tristate Output Current	Iz		-10		10	μΑ
Address Select Input (ADDR)						
High-Level Input Voltage	V _{IH}		2.4		V _{DD} +0.3	V
Low-Level Input Voltage	V _{IL}		V _{SS} -0.3		0.8	V
High-Level Input Current (pull-down)	I _{IH}	$V_{IH} = V_{DD} = 5.5V$	5	16	30	μΑ
Low-Level Input Current	I _{IL}		-2		2	μА
Reference Frequency Input (REF, FBK)			•			
High-Level Input Voltage	V _{IH}		3.5		V _{DD} +0.3	V
Low-Level Input Voltage	V _{IL}		V _{SS} -0.3		1.5	V
Hysteresis Voltage	V _{hys}		500			mV
Input Leakage Current	I _I		-1		1	μА



ble 14: DC Electrical Specifications (Con		ConditionalDocarintian	Min	Torre	Marr	يخسوا ا
arameter	Symbol	Conditions/Description	Min.	Type.	Max.	Unit
oop Filter Input (EXTLF)						
Input Leakage Current	l ₁	EXTLF = 0	-1		1	μΑ
		$V_0 = 0.8V$; EXTLF =1, MLCP[1:0] = 0		-1.5		
High-Level Output Source Current	I _{OH}	V _O = 0.8V; EXTLF =1, MLCP[1:0] = 1		-5		μA
3	011	$V_0 = 0.8V$; EXTLF =1, MLCP[1:0] = 2		-8		,
		$V_0 = 0.8V$; EXTLF =1, MLCP[1:0] = 3		-24		
		V _O = 4.2V; EXTLF =1, MLCP[1:0] = 0		1.5		
Low-Level Output Sink Current	I _{OL}	V _O = 4.2V; EXTLF =1, MLCP[1:0] = 1		5		μΑ
	102	V _O = 4.2V; EXTLF =1, MLCP[1:0] = 2		8		P** .
		V _O = 4.2V; EXTLF =1, MLCP[1:0] = 3		25		
rystal Oscillator Input (XIN)						
Threshold Bias Voltage	V_{TH}		1.5	2.2	3.5	V
High-Level Input Current	I _{IH}	Outputs off; V _{IH} = 5V	10	24	30	mA
Low-Level Input Current	I _{IL}	Outputs off; V _{IL} = 0V	-10	-19	-30	mA
Crystal Loading Capacitance *	C _{L(xtal)}	As seen by an external crystal connected to XIN and XOUT; VCXO tuning disabled		10		pF
Input Loading Capacitance *	C _{L(XIN)}	As seen by an external clock driver on XOUT; XIN unconnected; VCXO disabled		20		pF
rystal Oscillator Output (XOUT)						
High-Level Output Source Current	I _{OH}	$V_O = 0V$, float XIN	-20	-30	-50	mΑ
Low-Level Output Sink Current	I _{OL}	V _O = 5V, float XIN	-20	-40	-50	mΑ
CXO Tuning I/O (XTUNE)						
High-Level Input Voltage	V _{IH}	Lock Status: Out of Range HIGH	3.2		V _{DD} +0.3	V
Low-Level Input Voltage	V _{IL}	Lock Status: Out of Range LOW	V _{SS} -0.3		0.3	V
Hysteresis Voltage	V _{hys}		1.0			V
Input Leakage Current	I _I	XLPDEN = 0	-1		1	μΑ
		V _O = 0.8V; XLCP[1:0] = 0		-1.5		
High Lavel Output Course Current		V _O = 0.8V; XLCP[1:0] = 1		-5		^
High-Level Output Source Current	I _{OH}	V _O = 0.8V; XLCP[1:0] = 2		-8		μΑ
		V _O = 0.8V; XLCP[1:0] = 3		-24		
		V _O = 4.2V; XLCP[1:0] = 0		1.5		
		V _O = 4.2V; XLCP[1:0] = 1		5		
Low-Level Output Sink Current	l _{OL}	V _O = 4.2V; XLCP[1:0] = 2		8		μА
		V _O = 4.2V; XLCP[1:0] = 3		25		
ock Indicator / PECL Current Program	I/O (LOCK/IPI	RG)				
Low-Level Input Current	I _{IL}	PECL Mode	-1		1	μΑ
High-Level Output Source Current	I _{OH}	CMOS Mode; V _O = 2.4V	-25	-38		mA
Low-Level Output Sink Current	I _{OL}	CMOS Mode; V _O = 0.4V	5	9		mA
·	Z _{OH}	$V_O = 0.5V_{DD}$; output driving high		66		
Output Impedance *	Z _{OL}	$V_O = 0.5 V_{DD}$; output driving low		76		Ω
Short Circuit Source Current *	I _{SCH}	V _O = 0V; shorted for 30s, max.		-47		mA



Table 14: DC Electrical Specifications (Continued)

Parameter	Symbol	Conditions/Description	Min.	Тур.	Max.	Units	
Clock Outputs, CMOS Mode (CLKN, CLK	P)						
High-Level Output Source Current	Іон	V _O = 2.4V	-45	-68		mA	
Low-Level Output Sink Current	I _{OL}	V _O = 0.4V	15	20		mA	
Output Impedance *	Z _{OH}	$V_O = 0.5V_{DD}$; output driving high		28		0	
Output impedance	Z _{OL}	$V_O = 0.5V_{DD}$; output driving low		33		Ω	
Short Circuit Source Current *	I _{SCH}	V _O = 0V; shorted for 30s, max.		-100		mA	
Short Circuit Sink Current *	I _{SCL}	V _O = 5V; shorted for 30s, max.		100		mA	
Clock Outputs, PECL Mode (CLKN, CLKP)						
IPRG Current to Output Current Ratio				1:4			
Low-Level Output Sink Current	I _{OL}	IPRG input current = 15mA		60		mA	
Tristate Output Current	Iz		-10		10	μА	

Unless otherwise stated, V_{DD} = 5.0V \pm 10%, no load on any output, and ambient temperature range T_A = 0°C to 70°C. Parameters denoted with an asterisk (*) represent nominal characterization data and are not production tested to any specific limits. MIN and MAX characterization data are \pm 3 σ from typical. Negative currents indicate current flows out of the device.

Table 15: AC Timing Specifications

Parameter	Symbol	Conditions/Description	Clock (MHz)	Min.	Тур.	Max.	Units		
Overall									
Output Frequency *	•	CMOS Outputs				130	MHz		
Output Frequency	f _{O(max)}	PECL Outputs				230	IVITZ		
		Low Phase Jitter Oscillator (OSCTYPE = 0)							
		VCOSPD = 0		40		160			
VCO Frequency *	£	VCOSPD = 1		40		100	MHz		
VCO Frequency	f _{vco}	FS6031 Compatible Oscillator (OSCTYPE = 1)				IVITZ		
		VCOSPD = 0		40		230			
		VCOSPD = 1		40		140			
		Low Phase Jitter Oscillator (OSCTYPE = 0)							
		VCOSPD = 0			125				
VCO Gain *		VCOSPD = 1		75		MHz/V			
VCO Gain	A _{VCO}	FS6031 Compatible Oscillator (OSCTYPE = 1							
		VCOSPD = 0			130				
		VCOSPD = 1			78				
Lasa Filtas Tima Canatant *		LFTC = 0			13.5		μS		
Loop Filter Time Constant *		LFTC = 1			135				
Rise Time *	t _r	CMOS Outputs, $V_O = 0.5V$ to 4.5V; $C_L = 15pF$			1.1		ns		
Fall Time *	t _f	CMOS Outputs, $V_O = 4.5V$ to 0.5V; $C_L = 15pF$			0.8		ns		
Look Time (Main Loon) *		Frequency Synthesis			200		μS		
Lock Time (Main Loop) *		Line Locked Modes (8kHz reference)			10		ms		
Disable Time *		From falling edge of SCL for the last data bit (SHUT = 1 to 0) to output locked			10		μS		



Table 15: AC Specifications (Continued)

Parameter	Symbol	Conditions/Description	Clock (MHz)	Min.	Тур.	Max.	Units
Divider Modulus			<u>'</u>				
Feedback Divider	N _F	FBKDIV[13:0] (See also Table 2)		8		16383	
Reference Divider	N_R	REFDIV[11:0]		1		4095	
	N _{P1}	POST1[1:0] (See also Table 8)		1		8	
Post Divider	N_{P2}	POST2[1:0] (See also Table 8)		1		5	
	N_{P3}	POST3[1:0] (See also Table 8)		1		5	
Clock Output (CLKP, CLKN)						
Duty Cycle *		Ratio of pulse width (as measured from rising edge to next falling edge at 2.5V) to one clock period	100	47		54	%
		Rising edges 50ms apart at 2.5V, relative to an ideal clock, C _L =15pF, f _{REF} =8kHz, N _R =1, N _F =193, N _{Px} =64, C _{LF} =0.054 μ F, R _{LF} =15.7k Ω , C _{LP} =1800pF, OSCTYPE=0, MLCP=3, XLROM=7	1.544		270		
		Rising edges 50ms apart at 2.5V, relative to an ideal clock, C _L =15pF, f_{REF} =15kHz, N_R =1, N_F =800, N_{Px} =10, C_{LF} =0.0246µF, R_{LF} =15.7k Ω , C_{LP} =820pF, OSCTYPE=0, MLCP=3, XLROM=7	12.00		160		
Jitter, Long Term $(\sigma_y(\tau))$ *	t _{j(LT)}	On rising edges 5ms apart at 2.5V relative to an ideal clock, C _L =15pF, f _{REF} =31.5kHz, N _R =1, N _F =799, N _{Px} =4, C _{LF} =0.015 μ F, R _{LF} =15.7k Ω , C _{LP} =470pF, OSCTYPE=0, MLCP=3, XLROM=7			100		ps
		On rising edges $500\mu s$ apart at 2.5V relative to an ideal clock, $C_L=15pF$, CMOS mode, $f_{XIN}=27MHz$, $N_F=200$, $N_R=27$, $N_{P_F}=2$			30		
		On rising edges $500\mu s$ apart at 2.5V relative to an ideal clock, C_L =15pF, PECL mode, f_{xIN} =27MHz, N_F =200, N_R =27, N_{Px} =1	200		30		
		From rising edge to next rising edge at 2.5V, C_L =15pF, f_{REF} =8kHz, N_R =1, N_F =193, N_P x=64, C_L F=0.054 μ F, R_L F=15.7k Ω , C_L P=1800pF, OSCTYPE=0, MLCP=3, XLROM=7	1.544		140		
Jitter, Period (peak-peak) *		From rising edge to next rising edge at 2.5V, C _L =15pF, f_{REF} =15kHz, N_R =1, N_F =800, N_{Px} =10, C_{LF} =0.0246 μ F, R_{LF} =15.7k Ω , C_{LP} =820pF, OSCTYPE=0, MLCP=3, XLROM=7	12.00		130		
	$t_{j(\DeltaP)}$	From rising edge to next rising edge at 2.5V, C_L =15pF, f_{REF} =31.5kHz, N_R =1, N_F =799, N_{P_s} =4, C_L =0.015 μ F, R_{LF} =15.7k Ω , C_L =470pF, OSCTYPE=0, MLCP=3, XLROM=7			105		ps
		From rising edge to next rising edge at 2.5V, C_L =15pF, CMOS mode, f_{xIN} =27MHz, N_F =200, N_R =27, N_{Px} =2			340		
		From rising edge to next rising edge at 2.5V, C _L =15pF, PECL mode, f _{XIN} =27MHz, N _F =200, N _R =27, N _{Px} =1	200		270		


Unless otherwise stated, V_{DD} = 5.0V \pm 10%, no load on any output, and ambient temperature range T_A = 0°C to 70°C. Parameters denoted with an asterisk (*) represent nominal characterization data at T_A = 27°C and are not production tested to any specific limits. MIN and MAX characterization data are \pm 3 σ from typical.

Table 16: Serial Interface Timing Specifications

Parameter	Symbol	Conditions/Description	Min.	Max.	Units
Clock frequency	f _{SCL}	SCL	0	400	kHz
Bus free time between STOP and START	t _{BUF}		4.7		μS
Set up time, START (repeated)	t _{su:STA}		4.7		μS
Hold time, START	t _{hd:STA}		4.0		μЅ
Set up time, data input	t _{su:DAT}	SDA	250		ns
Hold time, data input	t _{hd:DAT}	SDA	0		μЅ
Output data valid from clock	t _{AA}	Minimum delay to bridge undefined region of the falling edge of SCL to avoid unintended START or STOP		3.5	μs
Rise time, data and clock	t _R	SDA, SCL		1000	ns
Fall time, data and clock	t _F	SDA, SCL		300	ns
High time, clock	t _{HI}	SCL	4.0		μЅ
Low time, clock	t _{LO}	SCL	4.7		μЅ
Set up time, STOP	t _{su:STO}		4.0		μS

Unless otherwise stated, V_{DD} = 5.0V \pm 10%, no load on any output, and ambient temperature range T_A = 0°C to 70°C. Parameters denoted with an asterisk (*) represent nominal characterization data and are not production tested to any specific limits. MIN and MAX characterization data are \pm 3 σ from typical.








Table 17: CLKD, CLKN Clock Outputs (CMOS Mode)

Voltage (V) Low Drive Current (mA) Voltage (V) High Drive Current (mA) Min. Typ. Max. 0 0 0 0 0 -58 -98 -153 0.2 7 11 15 0.5 -56 -96 -150 0.5 18 27 37 1 -55 -94 -148 0.7 24 36 50 1.5 -53 -91 -142 1 32 49 69 2 -49 -85 -135 1.2 37 56 80 2.5 -43 -77 -124 1.5 43 66 95 2.7 -40 -73 -119 1.7 46 72 103 3 -35 -67 -111 2 51 79 115 3.2 -31 -62 -105 2.2 53 83 122 3.5 -25 -54 -95 </th <th>Table 17: Ci</th> <th>LKP, CLKI</th> <th>N Clock OL</th> <th>itputs (Civi</th> <th>OS Mode)</th> <th></th> <th></th> <th></th>	Table 17: Ci	LKP, CLKI	N Clock OL	itputs (Civi	OS Mode)			
0 0 0 0 0 -58 -98 -153 0.2 7 11 15 0.5 -56 -96 -150 0.5 18 27 37 1 -55 -94 -148 0.7 24 36 50 1.5 -53 -91 -142 1 32 49 69 2 -49 -85 -135 1.2 37 56 80 2.5 -43 -77 -124 1.5 43 66 95 2.7 -40 -73 -119 1.7 46 72 103 3 -35 -67 -111 2 51 79 115 3.2 -31 -62 -105 2.2 53 83 122 3.5 -25 -54 -95 2.5 55 88 130 3.7 -21 -48 -87 2.7<	Voltage	Low Di	rive Curre	nt (mA)	Voltage	High D	rive Curre	nt (mA)
0.2 7 11 15 0.5 -56 -96 -150 0.5 18 27 37 1 -55 -94 -148 0.7 24 36 50 1.5 -53 -91 -142 1 32 49 69 2 -49 -85 -135 1.2 37 56 80 2.5 -43 -77 -124 1.5 43 66 95 2.7 -40 -73 -119 1.7 46 72 103 3 -35 -67 -111 2 51 79 115 3.2 -31 -62 -105 2.2 53 83 122 3.5 -25 -54 -95 2.5 55 88 130 3.7 -21 -48 -87 2.7 56 91 135 4 -14 -39 -75 <td< th=""><th>(V)</th><th>Min.</th><th>Тур.</th><th>Max.</th><th>(V)</th><th>Min.</th><th>Тур.</th><th>Max.</th></td<>	(V)	Min.	Тур.	Max.	(V)	Min.	Тур.	Max.
0.5 18 27 37 1 -55 -94 -148 0.7 24 36 50 1.5 -53 -91 -142 1 32 49 69 2 -49 -85 -135 1.2 37 56 80 2.5 -43 -77 -124 1.5 43 66 95 2.7 -40 -73 -119 1.7 46 72 103 3 -35 -67 -111 2 51 79 115 3.2 -31 -62 -105 2.2 53 83 122 3.5 -25 -54 -95 2.5 55 88 130 3.7 -21 -48 -87 2.7 56 91 135 4 -14 -39 -75 3 57 93 140 4.2 -8 -32 -67 3	0	0	0	0	0	-58	-98	-153
0.7 24 36 50 1.5 -53 -91 -142 1 32 49 69 2 -49 -85 -135 1.2 37 56 80 2.5 -43 -77 -124 1.5 43 66 95 2.7 -40 -73 -119 1.7 46 72 103 3 -35 -67 -111 2 51 79 115 3.2 -31 -62 -105 2.2 53 83 122 3.5 -25 -54 -95 2.5 55 88 130 3.7 -21 -48 -87 2.7 56 91 135 4 -14 -39 -75 3 57 93 140 4.2 -8 -32 -67 3.5 58 95 146 4.5 0 -21 -53 4	0.2	7	11	15	0.5	-56	-96	-150
1 32 49 69 2 -49 -85 -135 1.2 37 56 80 2.5 -43 -77 -124 1.5 43 66 95 2.7 -40 -73 -119 1.7 46 72 103 3 -35 -67 -111 2 51 79 115 3.2 -31 -62 -105 2.2 53 83 122 3.5 -25 -54 -95 2.5 55 88 130 3.7 -21 -48 -87 2.7 56 91 135 4 -14 -39 -75 3 57 93 140 4.2 -8 -32 -67 3.5 58 95 146 4.5 0 -21 -53 4 59 97 149 4.7 -13 -44 4.5 59 99 152 5 0 -28 5 100 155 5.2 -17	0.5	18	27	37	1	-55	-94	-148
1.2 37 56 80 2.5 -43 -77 -124 1.5 43 66 95 2.7 -40 -73 -119 1.7 46 72 103 3 -35 -67 -111 2 51 79 115 3.2 -31 -62 -105 2.2 53 83 122 3.5 -25 -54 -95 2.5 55 88 130 3.7 -21 -48 -87 2.7 56 91 135 4 -14 -39 -75 3 57 93 140 4.2 -8 -32 -67 3.5 58 95 146 4.5 0 -21 -53 4 59 97 149 4.7 -13 -44 4.5 59 99 152 5 0 -28 5 100 155 5.2 -17	0.7	24	36	50	1.5	-53	-91	-142
1.5 43 66 95 2.7 -40 -73 -119 1.7 46 72 103 3 -35 -67 -111 2 51 79 115 3.2 -31 -62 -105 2.2 53 83 122 3.5 -25 -54 -95 2.5 55 88 130 3.7 -21 -48 -87 2.7 56 91 135 4 -14 -39 -75 3 57 93 140 4.2 -8 -32 -67 3.5 58 95 146 4.5 0 -21 -53 4 59 97 149 4.7 -13 -44 4.5 59 99 152 5 0 -28 5 100 155 5.2 -17	1	32	49	69	2	-49	-85	-135
1.7 46 72 103 3 -35 -67 -111 2 51 79 115 3.2 -31 -62 -105 2.2 53 83 122 3.5 -25 -54 -95 2.5 55 88 130 3.7 -21 -48 -87 2.7 56 91 135 4 -14 -39 -75 3 57 93 140 4.2 -8 -32 -67 3.5 58 95 146 4.5 0 -21 -53 4 59 97 149 4.7 -13 -44 4.5 59 99 152 5 0 -28 5 100 155 5.2 -17	1.2	37	56	80	2.5	-43	-77	-124
2 51 79 115 3.2 -31 -62 -105 2.2 53 83 122 3.5 -25 -54 -95 2.5 55 88 130 3.7 -21 -48 -87 2.7 56 91 135 4 -14 -39 -75 3 57 93 140 4.2 -8 -32 -67 3.5 58 95 146 4.5 0 -21 -53 4 59 97 149 4.7 -13 -44 4.5 59 99 152 5 0 -28 5 100 155 5.2 -17	1.5	43	66	95	2.7	-40	-73	-119
2.2 53 83 122 3.5 -25 -54 -95 2.5 55 88 130 3.7 -21 -48 -87 2.7 56 91 135 4 -14 -39 -75 3 57 93 140 4.2 -8 -32 -67 3.5 58 95 146 4.5 0 -21 -53 4 59 97 149 4.7 -13 -44 4.5 59 99 152 5 0 -28 5 100 155 5.2 -17	1.7	46	72	103	3	-35	-67	-111
2.5 55 88 130 3.7 -21 -48 -87 2.7 56 91 135 4 -14 -39 -75 3 57 93 140 4.2 -8 -32 -67 3.5 58 95 146 4.5 0 -21 -53 4 59 97 149 4.7 -13 -44 4.5 59 99 152 5 0 -28 5 100 155 5.2 -17	2	51	79	115	3.2	-31	-62	-105
2.7 56 91 135 4 -14 -39 -75 3 57 93 140 4.2 -8 -32 -67 3.5 58 95 146 4.5 0 -21 -53 4 59 97 149 4.7 -13 -44 4.5 59 99 152 5 0 -28 5 100 155 5.2 -17	2.2	53	83	122	3.5	-25	-54	-95
3 57 93 140 4.2 -8 -32 -67 3.5 58 95 146 4.5 0 -21 -53 4 59 97 149 4.7 -13 -44 4.5 59 99 152 5 0 -28 5 100 155 5.2 -17	2.5	55	88	130	3.7	-21	-48	-87
3.5 58 95 146 4.5 0 -21 -53 4 59 97 149 4.7 -13 -44 4.5 59 99 152 5 0 -28 5 100 155 5.2 -17	2.7	56	91	135	4	-14	-39	-75
4 59 97 149 4.7 -13 -44 4.5 59 99 152 5 0 -28 5 100 155 5.2 -17	3	57	93	140	4.2	-8	-32	-67
4.5 59 99 152 5 0 -28 5 100 155 5.2 -17	3.5	58	95	146	4.5	0	-21	-53
5 100 155 5.2 -17	4	59	97	149	4.7		-13	-44
	4.5	59	99	152	5		0	-28
5.5 158 5.5 0	5		100	155	5.2			-17
	5.5			158	5.5			0





Table 18: LOCK/IPRG Clock Output (CMOS Mode)

Voltage	Low Dr	ive Curre	nt (mA)	Voltage	High Drive Current (mA)			
(V)	Min.	Тур.	Max.	(V)	Min.	Тур.	Max.	
0	0	0	0	0	-35	-46	-61	
0.2	4	4	4	0.5	-34	-45	-60	
0.5	9	10	11	1	-33	-43	-57	
0.7	12	13	15	1.5	-31	-41	-54	
1	16	18	21	2	-28	-37	-50	
1.2	19	21	25	2.5	-24	-33	-45	
1.5	23	26	30	2.7	-23	-31	-42	
1.7	25	29	33	3	-20	-28	-39	
2	28	32	38	3.2	-17	-26	-36	
2.2	29	35	41	3.5	-14	-22	-32	
2.5	32	38	45	3.7	-11	-19	-29	
2.7	33	39	48	4	-7	-15	-25	
3	34	42	51	4.2	-4	-12	-22	
3.5	35	45	56	4.5	0	-8	-17	
4	35	46	60	4.7		-5	-14	
4.5	36	46	62	5		0	-9	
5		47	63	5.2			-5	
5.5			63	5.5			0	



8.0 Package Information for Both 'Green'/'ROHS' and 'Non-Green'

Table 19: 16-pin SOIC (0.150") Package Dimensions

		Dimension							
	Inc	hes	hes Millimeter						
	Min.	Max.	Min.	Max.					
Α	0.061	0.068	1.55	1.73					
A1	0.004	0.0098	0.102	0.249					
A2	0.055	0.061	1.40	1.55					
В	0.013	0.019	0.33	0.49					
С	0.007 5	0.0098	0.191	0.249					
D	0.386	0.393	9.80	9.98					
Е	0.150	0.157	3.81	3.99					
е	0.05	0 BSC	1.27	BSC					
Н	0.230	0.244	5.84	6.20					
h	0.010	0.016	0.25	0.41					
L	0.016	0.035	0.41	0.89					
Θ	0°	8°	0°	8°					




Table 20: 16-pin SOIC (0.150") Package Characteristics

Parameter	Symbol	Conditions/Description	Тур.	Units
Thermal Impedance, Junction to Free-Air	Θ_{JA}	Air flow = 0 ft./min.	108	°C/W
Lead Inductance, Self	L ₁₁	Corner lead	4.0	nH
		Center lead	3.0	
Lead Inductance, Mutual	L ₁₂	Any lead to any adjacent lead	0.4	nH
Lead Capacitance, Bulk	C ₁₁	Any lead to V _{SS}	0.5	pF

9.0 Ordering Information

Ordering Code	Device #	Package Type	Operating Temp. Range	Shipping Config.	
11274-001-XTP (or –XTD)	FS6131-01	16-pin (0.150") SOIC (small outline package)	0°C to 70°C (Commercial)	Tape-and-Reel (-XTP) Tube/Tray (-XTD)	
11274-502-XTP (or –XTD)	FS6131-01g	16-pin (0.150") SOIC (green, ROHS or lead free packaging)	0°C to 70°C (Commercial)	Tape-and-Reel (-XTP) Tube/Tray (-XTD)	
11274-901-XTP (or -XTD)	FS6131-01i	16-pin (0.150") SOIC (small outline package)	-40°C to 85°C (Industrial)	Tape-and-Reel (-XTP) Tube/Tray (-XTD)	



10.0 Demonstration Software

MS Windows® based software is available from AMIS that illustrates the capabilities of the FS6131.

10.1 Software Requirements


- PC running MS Windows 95, 98, 98SE, ME, NT4, 2000, XP Home or Professional Editions.
- 2.0MB available space on hard drive C:

10.2 Demo Program Operation

Run the fs6131.exe program. A warning message will appear stating that the hardware is not connected. Click "Ignore".

The FS6131 demonstration hardware is no longer supported by AMIS.

The opening screen is shown in Figure 19.





10.2.1 Device Mode

The device mode block presets the demo program to program the FS6131 either as a frequency synthesizer (a stand alone clock generator) or as a line-locked or genlock clock generator.

Frequency Synthesis: For use as a stand alone clock generator. Note that the reference source is the on-chip crystal oscillator, the expected crystal frequency is 27MHz, and the voltage tune in the crystal oscillator (i.e. the VCXO) is disabled. The default output frequency (CLK freq.) requested is 100MHz, with a maximum error of 10ppm, or about 100Hz. The output stage defaults to CMOS mode.

Line-Locked/Genlock: For use in a line-lock or genlock application. Note that the reference source is the REF pin, and that the expected reference frequency is 8kHz. The default output frequency requested is a 100x multiple of the reference frequency.

10.2.2 Example: Frequency Synthesizer Mode

By default the demo program assumes the FS6131 is configured as a stand alone clock generator. Note that the reference source defaults to the on-chip crystal oscillator, the expected crystal frequency is 27MHz, and the voltage tune in the **Crystal Oscillator** block (i.e. the VCXO) is disabled. The default output frequency (CLK freq.) requested is 100MHz, with a maximum error of 10ppm, or about 100Hz. The **Output Stage** defaults to CMOS mode. The **Loop Filter** block is set to internal, and the **Check Loop Stability** switch is on.

As an exercise, click on **Calculate Solutions**. The program takes into account all of the screen settings and calculates all possible combinations of reference, feedback and post divider values that will generate the output frequency (100MHz) from the input frequency (27MHz) within the desired tolerance (10ppm).

A box will momentarily appear: "Calculating Solutions: Press cancel to stop with the solutions calculated so far." A number in the box will increment for every unique solution that is found. This example will create seven unique solutions, which are then displayed in a window in the lower right portion of the program screen.

The best PLL performance is obtained by running the VCO at as high a speed as possible. The last three solutions show a VCO speed of 200MHz. Furthermore, good PLL performance is obtained with the smallest dividers possible, which means solution #4 should provide the best results.




Figure 20: Frequency Synthesizer Screen

Clicking on Solution #4 highlights the row, and clicking on **Disp/Save Register Values** provides a window with the final values of key settings. A click on OK then displays a second window containing register information per the register map. If the solutions are to be saved to a file, two formats are available: a text format for viewing, and a data format for loading into the FS6131.

Note: As an update to this data sheet, the FS6131 hardware is no longer available from AMIS.



10.2.3 Example: Line-Locked Mode

Selecting the line-locked/genlock option in the **Device Mode** block changes the program default settings. The **Reference Source** changes to the REF pin input, and a block appears to permit entry of the REF input frequency in MHz. A **Desired Multiple** block allows entry of the reference frequency multiplying factor used to generate the output frequency.

Exercise: Change the ref pin frequency to 0.0315MHz, and alter the desired multiple to 800. Change the loop filter block to external, but leave the values for C1 and R alone.

Click on **Calculate Solutions**. The program takes into account all of the current screen settings and calculates all possible combinations of reference, feedback and post divider values that will generate an output frequency from the input frequency (31.5kHz) multiplied by the desired multiple of 800.

A box will appear: "No solutions were found! Do you want to retry calculations with the check loop stability option turned off?" Choose Yes.

Another box may momentarily appear: "Calculating Solutions: Press cancel to stop with the solutions calculated so far." A number in the box will increment for every unique solution that is found. This example will create eight unique solutions, which are then displayed in a window in the lower right portion of the program screen.

For best results, try to keep the PostDiv value multiplied by the FbkDiv value from getting larger than 5000 while running the VCO as much above 70MHz as possible. If a tradeoff must be made, it is better to run the VCO faster and allow the divider values to get large. Solution #3 provides a PostDiv value of 4 and a FbkDiv value of 800 for a combined value of 3200. The VCO is running at about 100MHz.

Click on Solution #3 to highlight the row, then click on **Suggest** in the **Loop Filter** box to have the program choose loop filter values. Suggested values for an external loop filter are 4700pF and 47kW.

Now reselect the **Check Loop Stability** box to turn this feature on. Clicking on **Calculate Solutions** regenerates the same solutions provided earlier, only this time the new loop filter values were used.




Figure 21: Line-Locked Screen

Clicking on Solution #3 highlights the row, and clicking on **Disp/Save Register Values** provides a window with the final values of key settings. A click on OK then displays a second window containing register information per the register map. If the solutions are to be saved to a file, two formats are available: a text format for viewing and a data format for loading into the FS6131.



Table 21: Sample Text Output


```
AMIS - FS6131 Solution Text File
Created: Today's Date, Today's Time
Line-Locked / Genlock Mode
Desired Multiple = 800
Source = 0.0315MHz Reference Pin
External Loop Filter C1 = 4700pF R = 47kOhms
Crystal Oscillator Voltage Tune Disabled
Output Stage = CMOS
Reference Divider = 1
Feedback Divider = 800
Post Divider
Charge Pump (uA) = 10
EXTLF
            = 1
XLVTEN
              = 0
XCT
            = 7
CMOS
Register 0 = 1H(1)
Register 1 = 40H(64)
Register 2 = 2H(2)
Register 3 = 20H(32)
Register 4 = 3H(3)
Register 5 = 26H(38)
Register 6 = 0H(0)
Register 7 = 17H(23)
```

11.0 Applications Information

A signal reflection will occur at any point on a PC-board trace where impedance mismatches exist. Reflections cause several undesirable effects in high-speed applications, such as an increase in clock jitter and a rise in electromagnetic emissions from the board. Using a properly designed series termination on each high-speed line can alleviate these problems by eliminating signal reflections.

11.1 PECL Output Mode

If a PECL interface is desired, the transmission line must be terminated using a Thévenin, or dual, termination. The output stage can only sink current in the PECL mode, and the amount of sink current is set by a programming resistor on the LOCK/IPRG pin. Source current is provided by the pull-up resistor that is part of the Thévenin termination.



Thévenin termination uses two resistors per transmission line. The parallel resistance of the termination resistors should be sized to equal the transmission line impedance, taking into account the driver sink current, the desired rise and fall times, and the VIH and VIL specifications of the load.



11.1.1 Example Calculation

In PECL mode, the output driver does not source current, so the V_{IH} value is determined by the ratios of the terminating resistors using the equation

$$V_{{\it NMH}} = V_{{\it CC}} \times \frac{R_{{\it p}1}}{R_{{\it p}1} + R_{{\it p}2}}$$

where R_{p1} is the pull-up resistor, R_{p2} is the pull-down resistor and V_{NMH} is the desired noise margin, and

$$V_{IH} = V_{CC} - V_{NMH}$$

The resistor ratio must also match the line impedance via the equation

$$z_L = \frac{R_{p1} R_{p2}}{R_{p1} + R_{p2}}$$

where z_{\perp} is the line impedance.

Combining these equations, and solving for R_{p1} gives

$$R_{p1} = z_L + z_L \left(\frac{V_{NMH}}{V_{CC} - V_{NMH}} \right)$$

If the load's $V_{\text{IH}(min)} = V_{\text{CC}}$ - 0.6, choose a $V_{\text{NMH}} = 0.45 \text{V}$. If the line impedance is 75W, then $R_{\text{P}1}$ is about 82W. Substituting into the equation for line impedance and solving for $R_{\text{P}2}$ gives a value of 880W (choose 910W).

To solve for the load's V_{IH} , an output sink current must be programmed via the IPRG pin. If the desired $V_{\text{IH}} = V_{\text{CC}}$ - 1.6, choose V_{CC} - 2.0 for some extra margin. A sink current of 25mA through the 82W resistor generates a 2.05V drop. The sink current is programmed via the IPRG pin, where the ratio of IPRG current to output sink current is 1:4. An IPRG programming resistor of 750W at V_{DD} = 5V generates 6.6mA, or about 27mA output sink current.

11.2 CMOS Output Mode

If a CMOS interface is desired, a transmission line is typically terminated using a series termination. Series termination adds no dc loading to the driver, and requires less power than other resistive termination methods. In addition, no extra impedance exists from the signal line to a reference voltage, such as ground.




Figure 23: Series Termination (CMOS)

As shown in Figure 23, the sum of the driver's output impedance (z₀) and the series termination resistance (R_s) must equal the line impedance (z₁). That is,

$$R_S = z_L - z_Q$$

When the source impedance (z₀+R_s) is matched to the line impedance, then by voltage division the incident wave amplitude is one-half of the full signal amplitude.

$$V_i = V \frac{(z_O + R_S)}{(z_O + R_S) + z_L} = \frac{V}{2}$$



However, the full signal amplitude may take up to twice as long as the propagation delay of the line to develop, reducing noise immunity during the half-amplitude period. Note that the voltage at the receive end must add up to a signal amplitude that meets the receiver switching thresholds. The slew rate of the signal may be reduced due to the additional RC delay of the load capacitance and the line impedance. Also, note that the output driver impedance will vary slightly with the output logic state (high or low).

11.3 Serial Communications


Connection of devices to a standard-mode implementation of the I_2C -bus is similar to that shown in Figure 24. Selection of the pull-up resistors (R_P) and the optional series resistors (R_S) on the SDA and SCL lines depends on the supply voltage, the bus capacitance and the number of connected devices with their associated input currents.

Control of the clock and data lines is done through open drain/collector current-sink outputs, and thus requires external pull-up resistors on both lines.

A guideline is

$$R_P < \frac{t_r}{2 \times C_{bus}}$$

where t is the maximum rise time (minus some margin) and C_{bus} is the total bus capacitance. Assuming an I_2C controller and eight to ten other devices on the bus, including this one, results in values in the 5kW to 7kW range. Use of a series resistor to provide protection against high voltage spikes on the bus will alter the values for R_P .



11.3.1 For More Information

More information on the I²C -bus can be found in the document The I²C-bus And How To Use It (Including Specifications), available from Philips Semiconductors at http://www-us2.semiconductors.philips.com.



12.0 Device Application: Stand-Alone Clock Generation

The length of the reference and feedback dividers, their granularity and the flexibility of the post divider make the FS6131 the most flexible monolithic stand-alone PLL clock generation device available. The effective block diagram of the FS6131 when programmed for stand-alone mode is shown in Figure 25.

The source of the feedback divider in the stand-alone mode is the output of the VCO. By dividing the input reference frequency down by reference divider (N_R), then multiplying it up in the main loop through the feedback divider (N_F), and finally dividing the main loop output frequency by the post divider (Nex), we have the defining relationship for this mode. The equation for the output clock frequency (fclk) can be written as

$$f_{CLK} = f_{REF} \left(\frac{N_F}{N_R} \right) \left(\frac{1}{N_{P_Y}} \right)$$

where the reference source frequency (free) can be either supplied by the VCXO or applied to the REF pin.

Great flexibility is permitted in the programming of the FS6131 to achieve exact desired output frequencies since three integers are involved in the computation.

12.1 Example Calculation

A Visual BASIC program is available to completely program the FS6131 based on the given parameters.

Suppose that the reference source frequency is 14.318MHz and the desired output frequency is 100MHz.

First, factor the 14.318MHz reference frequency (which is four times the NTSC television color sub-carrier) into prime numbers. The exact expression is

$$f_{REF} = 14318181.\overline{81} = \frac{2^5 \times 3^2 \times 5^7 \times 7^1}{11}$$




Figure 25: Block Diagram: Stand-Alone Clock Generation



Next, express the output and input frequencies as a ratio of fclk to free, where fclk has also been converted to a product of prime numbers.

$$\frac{f_{CLK}}{f_{REF}} = \frac{1000000000.00}{14318181.\overline{81}} = \frac{\left(2^8 \times 5^8\right)}{\left(\frac{2^5 \times 3^2 \times 5^7 \times 7^1}{11}\right)}$$

Simplifying the above equation yields

$$\frac{f_{CLK}}{f_{REF}} = \frac{\left(2^3 \times 5^1 \times 11\right)}{\left(3^2 \times 7\right)}$$

Deciding how to apportion the denominator integers between the reference divider and the post divider is an iterative process. To obtain the best performance, the VCO should be operated at the highest frequency possible without exceeding its upper limit of 230MHz. (see Table 15). The VCO frequency (fvco) can be calculated by

$$f_{VCO} = f_{REF} \times \frac{N_F}{N_R}$$

Recall that the reference divider can have a value between 1 and 4096, but the post divider is limited to values derived from

$$N_{Px} = N_{P1} \times N_{P2} \times N_{P3}$$

where the values N_{P1}, N_{P2} and N_{P3} are found in Table 8.

In this example, the smallest integer that can be removed from the denominator of Eqn. 2 is three. Set the post divider at Nex=3, and the ratio of fclk to free becomes (from Eqn. 1)

$$\frac{f_{CLK}}{f_{REF}} = \frac{\left(2^3 \times 5^1 \times 11\right)}{\left(3 \times 7\right)} \times \frac{1}{3}$$

Unfortunately, a post divider modulus of three requires a VCO frequency of 300MHz, which is greater than the allowable fvco noted in Table 15. For the best PLL performance, program the post divider modulus to allow the VCO to operate at a nominal frequency that is at least 70MHz but less then 230MHz. Therefore, the reference divider cannot be reduced below the modulus of 32'7 (or 63) as shown in Eqn. 2.

However, the VCO can still be operated at a frequency higher than fclk. Multiplying both the numerator and the denominator by two does not alter the output frequency, but it does increase the VCO frequency.

$$\frac{f_{CLK}}{f_{REF}} = \frac{N_F}{N_R} \times \frac{1}{N_{Px}} = \frac{\left(2^3 \times 5^1 \times 11\right) \times 2}{\left(3^2 \times 7\right)} \times \frac{1}{2} = \frac{880}{63} \times \frac{1}{2}$$

As Eqn. 3 shows, the VCO frequency can be doubled by multiplying the feedback divider by two. Set the post divider to two to return the output frequency to the desired modulus. These divider settings place the VCO frequency at 200MHz.

12.2 Example Programming

To generate 100.000MHz from 14.318MHz, program the following (refer to Figure 25):

- Set the reference divider input to select the VCXO via REFDSRC=0
- Set the PFD input to select the reference divider and the feedback divider via PDREF=0 and PDFBK=0
- Set the reference divider (N_R) to a modulus of 63 via REFDIV[11:0]
- Set the feedback divider input to select the VCO via FBKDSRC=1
- Set the feedback divider (N_F) to a modulus of 880 via FBKDIV[14:0]
- Set N_{P1}=2, N_{P2}=1 and N_{P3}=1 for a combined post divider modulus of N_{Px}=2 via POST1[1:0], POST2[1:0] and POST3[1:0].
- Select the internal loop filter via EXTLF=0
- Set XLVTEN=0 and XLPDEN=1 to disable the VCXO fine tune and the crystal loop phase frequency detector
- Set VCOSPD=0 to select the VCO high speed range



13.0 Device Application: Line-Locked Clock Generation

Line-locked clock generation, as used here, refers to the process of synthesizing a clock frequency that is some integer multiple of the horizontal line frequency in a graphics system. The FS6131 is easily configured to perform that function, as shown in Figure 26.

A line reference signal (fhsync) is applied to the REF input for direct application to the main loop PFD. The feedback divider (N_F) is programmed for the desired number of output clocks per line.

The source for the feedback divider is selected to be the output of the post divider (N_{Px}) so that the edges of the output clock maintain a consistent phase alignment with the line reference signal. The modulus of the post divider should be selected to maintain a VCO frequency that is comfortably within the operating range noted in Table 15.

13.1 Example Calculation


A Visual BASIC program is available to completely program the FS6131 based on the given parameters.

Suppose that we wish to reconstruct the pixel clock from a VGA source. This is a typical requirement of an LCD projection panel application.

First, establish the total number of pixel clocks desired between horizontal sync (HSYNC) pulses. The number of pixel clocks is known as the horizontal total, and the feedback divider is programmed to that value. In this example, choose the horizontal total to be 800.

Next, establish the frequency of the HSYNC pulses (f_{HSYNC}) on the line reference signal for the video mode. In this case, let f_{HSYNC} =31.5kHz. The output clock frequency f_{CLK} is calculated to be:

$$f_{CLK} = f_{HSYNC} \times N_F = 31.5 \text{kHz} \times 800 = 25.175 \text{MHz}$$



However, the 31.5kHz line reference signal is too low in frequency for the internal loop filter to be used. A series combination of a 0.015mF capacitor and a 15kW resistor from power (VDD) to the EXTLF pin provides an external loop filter. A 100pF to 220pF capacitor in parallel with the combination may improve the filter performance.

For the best PLL performance, program the post divider modulus to allow the VCO to operate at a nominal frequency that is at least 70MHz but less than 230MHz. The VCO frequency (f_{VCO}) can be calculated by

$$f_{VCO} = f_{HSYNC} \times N_F \times N_{Px}$$

Setting the post divider equal to four (N_{Px}=4) is a reasonable solution, although there are a number of values that will work. Try to keep

$$N_F \times N_{Px} < 5000$$

to avoid divider values from becoming too large. These settings place the VCO frequency at about 100MHz.

Calculate the ideal charge pump current (Ipump) as

$$I_{pump} = \sqrt{\frac{f_{HSYNC}}{15kHz}} \times \frac{2N_F N_{Px}}{R_{lf}^2 C_{lf} A_{VCO}}$$

where R_{II} is the external loop filter series resistor, C_{II} is the external loop filter series capacitor and A_{VCO} is the VCO gain. The VCO gain is either:

 A_{VCO} =125MHz/V if the high range is selected, or A_{VCO} =75MHz/V if the low range is selected.

See Table 15 for more information on the VCO range. With f_{hsync} =31.5kHz, C_{II} =0.015mF, R_{II} =15kW, N_F =800, N_{Px} =4, and A_{VCO} =125MHz/V, the charge pump current is 39.3mA. A 220pF cap across the entire loop filter is also helpful.

13.2 Example Programming

To generate 800 pixel clocks between HSYNC pulses occurring on the line reference signal every 31.5kHz, program the following (refer to Figure 26):

- Clear the OSCTYPE bit to 0
- Turn off the crystal oscillator via XLROM=7
- Set the PFD inputs to select the REF pin and the feedback divider via PDREF=1 and PDFBK=0
- Set the feedback divider input to select the post divider via FBKDSRC=0
- Set the feedback divider (N_F) to a modulus of 800 (the desired number of pixel clocks per line) via FBKDIV[14:0]
- Set N_{P1}=4, N_{P2}=1 and N_{P3}=1 for a combined post divider modulus of N_{Px}=4 via POST1[1:0], POST2[1:0] and POST3[1:0].
- Select the external loop filter via EXTLF=1
- Set XLVTEN=0 and XLPDEN=1 to disable the VCXO fine tune and the crystal loop phase frequency detector
- Set VCOSPD=1 to select the VCO low speed range
- Set MLCP[1:0] to 3 to select the 32mA range

The output clock frequency f_{CLK} is 25.175MHz, with an internal VCO frequency of 100.8MHz. Note that the crystal loop was unused in this application.



14.0 Device Application: Genlocking

Genlocking refers to the process of synchronizing the horizontal sync pulses (HSYNC) of a target graphics system to the HSYNC of a source graphics system. In a genlocked mode, the FS6131 increases (or decreases) the frequency of the VCO until the FBK input is frequency matched and phase-aligned to the frequency applied to the REF input. Since the feedback divider is within the graphics system and the graphics system is the source of the signal applied to the FBK input of the FS6131, the graphics system is effectively synchronized to the REF input as shown in Figure 27.

To configure the FS6131 for genlocking, the REF input (pin 12) and the FBK input (pin 13) are switched directly onto the feedback input of the PFD. The reference and feedback dividers are not used.

The output clock frequency is:


$$f_{\textit{CLK}} = f_{\textit{HSYNC}} \times \textit{horizontal total}$$

The only remaining task is to select a post divider modulus (N_{Px}) that allows the VCO frequency to be within its nominal range.

14.1 Example Calculation

A Visual BASIC program is available to completely program the FS6131 based on the given parameters.

The FS6131 is being used to genlock an LCD projection panel system to a VGA card-generated HSYNC. The total number of pixel clocks generated by the VGA card, known as the horizontal total, are 800. Therefore, the LCD panel graphics system that is clocked by the FS6131 is set to divide the output clock frequency (fclk) by 800. The input HSYNC reference frequency (fhisting) is 15kHz.



The output clock frequency is calculated as

$$f_{CLK} = 15$$
kHz \times 800 = 12.0MHz

For best performance, program the post divider (N_{PX}) modulus to allow the VCO to operate at a nominal frequency that is at least 70MHz but less than 230MHz. The VCO frequency (f_{VCO}) can be calculated by

$$f_{VCO} = f_{CLK} N_{Px}$$

Selecting the post divider modulus of Nex=6 is a reasonable solution, although there are a number of values that will work. Try to keep

$$N_F \times N_{Px} < 5000$$

to avoid divider values from becoming too large. The settings place the VCO frequency at about 72MHz.

Calculate the ideal charge pump current (Ipump) as

$$I_{\mathit{pump}} = \sqrt{\frac{f_{\mathit{HSYNC}}}{15kHz}} \times \frac{2N_{\mathit{F}}N_{\mathit{Px}}}{R_{\mathit{lf}}^2C_{\mathit{lf}}A_{\mathit{VCO}}}$$

where R_{II} is the external loop filter series resistor, C_{II} is the external loop filter series capacitor and A_{VCO} is the VCO gain. The VCO gain is either

Avco=125MHz/V if the high range is selected, or

Avco=75MHz/V if the low range is selected.

See Table 15 for more information on the VCO range. With f_{hsync} =15kHz, C_{II} =0.015mF, R_{II} =15kW, N_F =800, N_{Px} =6, and A_{VCO} =125MHz/V, the charge pump current is 24mA. A 220pF cap across the entire loop filter is also helpful.

14.2 Example Programming

To generate 800 pixel clocks between HSYNC pulses occurring on the line reference signal every 15kHz, program the following (refer to Figure 27):

- Clear the OSCTYPE bit to 0
- Turn off the crystal oscillator via XLROM=7
- Set the PFD inputs to select the REF and FBK pins via PDREF=1 and PDFBK=1
- Set NP1=2, NP2=3 and NP3=1 for a combined post divider modulus of NPx=6 via POST1[1:0], POST2[1:0] and POST3[1:0].
- Select the external loop filter via EXTLF=1
- Set XLVTEN=0 and XLPDEN=1 to disable the VCXO fine tune and the crystal loop phase frequency detector
- Set VCOSPD=1 to select the VCO low speed range
- Set MLCP[1:0] to 3 to select the 32mA range

The output clock frequency f_{CLK} is 12MHz, with an internal VCO frequency of 72MHz. Note that the crystal loop was unused in this application.



15.0 Device Application: Telecom Clock Regenerator

The FS6131 can be used as a clock regenerator as shown in Figure 28. This mode uses the VCXO in its own phase-locked loop, referred to as the crystal loop. The VCXO provides a "de-jittered" multiple of the reference frequency at the REF pin (usually 8kHz in telecom applications) for use by the main loop. In essence, the crystal loop "cleans up" the reference signal for the main loop.

The control ROM for the VCXO divider is preloaded with the most common ratios to permit locking of most standard telecommunications crystals to an 8kHz signal applied to the REF pin. The de-jittered multiple of the reference frequency from the VCXO is then supplied to the reference divider in the main loop. The reference divider, along with the feedback divider, can be programmed to achieve the desired output clock frequency.

15.1 Example Calculation


A Visual BASIC program is available to completely program the FS6131 based on the given parameters.

In this example, an 8kHz reference frequency is supplied to the FS6131 and an output clock frequency of 51.84MHz is desired.

First, select the frequency at which the VCXO will operate from Table 10. The table shows the external crystal frequency options available to choose from, since the VCXO runs at the crystal frequency. While the main loop can be programmed to work with any of the frequencies in the table, the best performance will be achieved with the highest frequency at the main loop PFD.

The frequency at the main loop PFD (fMLpfd) is the VCXO frequency (fvcxo) divided by the main loop reference divider (NR).

$$f_{MLpfd} = \frac{f_{VCXO}}{N_{P}}$$



AMI

AMI SEMICONDUCTOR

The goal is to choose the highest crystal frequency from Table 10 that generates the smallest value of N_R.

The equation establishing the output frequency (fclk) as a function of the input VCXO frequency is

$$\frac{f_{CLK}}{f_{VCXO}} = \frac{N_F}{N_R}$$

where N_F is the feedback divider modulus.

Choose a few different crystal frequencies from Table 10 and factor both the input VCXO and output clock frequencies into prime numbers. Look for the factors that will give the smallest modulus for N_R with the largest F_{VCXO} . The output and VCXO frequencies and the reduced factors from Eqn. 1 are in Table 22.

Table 22: Clock Regenerator Example

VCXO Frequency From Table 10 (fvcxxx, MHz)	$rac{f_{\scriptscriptstyle CLK}}{f_{\scriptscriptstyle VCXO}}$	$\frac{N_F}{N_R}$
20.00	51840000 20000000	324 125
19.44	51840000 19440000	<u>8</u> 3
25.248	51840000 25248000	540 263
24.576	51840000 24576000	135 64

A 19.44MHz crystal provides the smallest modulus for N_R (N_R=3) with the highest crystal frequency.

Finally, choose a post divider (N_{Px}) modulus that keeps the VCO frequency in its most comfortable range. The VCO frequency (f_{VCO}) can be calculated by

$$f_{VCO} = f_{CLK} N_{Px}$$

Selecting an overall modulus of N_{Px}=3 sets the VCO frequency at 155.52MHz when the loop is locked.

15.2 Example Programming

To generate a de-jittered output frequency of 51.84MHz from an 8kHz reference, program the following (refer to Figure 28):

- Program the VCXO control ROM to 3 via XLROM[2:0] to select an external 19.44MHz crystal
- Enable the VCXO fine tune via XLVTEN=1
- Enable the crystal loop PFD via XLPDEN=0 and XLSWAP=0
- Set the reference divider input to select the VCXO via REFDSRC
- Set the PFD input to select the reference divider and the feedback divider via PDREF and PDFBK
- \bullet Set the reference divider (N $_{\!\scriptscriptstyle R})$ to a modulus of 3 via REFDIV[11:0]
- Set the feedback divider input to select the VCO via FBKDSRC
- Set the feedback divider (N_F) to a modulus of 8 via FBKDIV[14:0]
- Set N_{P1}=1, N_{P2}=3 and N_{P3}=1 for a combined post divider modulus of N_{Px}=3 via POST1[1:0], POST2[1:0] and POST3[1:0].
- Select the internal loop filter via EXTLF
- Set VCOSPD=0 to select the VCO high speed range

These settings provide the highest frequency at the main loop phase frequency detector of 6.48MHz. The use of a 19.44MHz crystal requires that XLROM[2:0] be set to three as shown in Table 10.



16.0 Company or Product Inquiries

For more information about AMI Semiconductor, our technology and our product, visit our Web site at: http://www.amis.com

North America Tel: +1.208.233.4690 Fax: +1.208.234.6795

Europe

Tel: +32 (0) 55.33.22.11 Fax: +32 (0) 55.31.81.12

Devices sold by AMIS are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. AMIS makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. AMIS makes no warranty of merchantability or fitness for any purposes. AMIS reserves the right to discontinue production and change specifications and prices at any time and without notice. AMI Semiconductor's products are intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment, are specifically not recommended without additional processing by AMIS for such applications. Copyright ©2008 AMI Semiconductor, Inc.

